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High-Density Quaternary Logic Array Chip 
for Knowledge Information Processing 
Systems 
Ahstruct -A new high-densit). NMOS logic array chip based on qnater- 
nary logic is implemented for high-speed parallel pattern matching in a 
knowledge inforniation processing system. The logic array can be exploited 
in real-time applications when the rules are fixed. Based on the appropriate 
quaternae coding for the contents of working memory and production 
memory. a double-pattern-matching algorithm is proposed for achieving a 
high-density chip. One of four states for 2-hit inforniation concerning two 
elements of a rule is stored into a pattern-matching cell by multiple ion 
implants, 50 that the pattern-matching cell is implemented using only a 
single transistor. It is demonstrated that the chip area for pattern matching 
i5 reduced by 30 percent compared with the corresponding hinaq logic 
array. 
I. INTRODUCTION 
HE knowledge information processing system has T some pcmibilities that exhibit intelligent behavior. 
Conventionally, it has been well-known that pattern 
matching is a basic component of the knowledge informa- 
tion processing system interpreters. For instance, produc- 
tion systems have been observed to spend more than 
nine-tenths of  their total run time performing pattern 
matching [l]. If high-speed reasoning is available, it will be 
more widely used in the applications of complex and 
sophisticated real-time systems such as the autonomous 
land rover [2]-[4]. In order to achieve real-time applica- 
tions, the knowledge information processing system re- 
quires high computational power and large memory capac- 
ity at low cost [ 5 ] ,  [6]. 
This paper presents a new high-density logic array for 
high-speed pattern matching based on a totally parallel 
structure [7]. In particular, a double-pattern-matching al- 
gorithm is effectively employed for achieving greater densi- 
ties on smaller semiconductor chips [8]. The appropriate 
quaternary encoding for the contents of working memory 
and production memory makes this double pattern match- 
ing very simple. 
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One of four states corresponding to the 2-bit informa- 
tion in the rules is stored into a pattern matching cell by 
using the multiple ion-implant technique, which makes the 
threshold of the transistor programmable [9]. Moreover, 
the basic operation in the double-pattern-matching proce- 
dure is equivalent to the operation of the “threshold literal 
function” [lo], [ l l]  where the threshold corresponds to the 
quaternary-coded information of each element in the rules. 
As a result. the pattern-matching cell is implemented using 
a single transistor. 
Since the 2-bit information in a single transistor is 
stored by using multiple ion implants and is processed 
simultaneously, the processing capability per unit cell is 
greatly increased. In fact, the number of cells and transis- 
tors is reduced to 50 percent of the corresponding binary 
implementation because of the double pattern matching. 
Moreover, the pattern-matching operation is performed in 
parallel, so that the processing time on each reasoning 
cycle is provided by the propagation delay time of a single 
transistor. 
11. HARDWARE AIGORITHM FOR QUATERNARY 
PATTERN MATCHING 
Production systems (PS’s) discussed here which are fre- 
quently used in knowledge information processing systems 
have the following components: 
1) a working memory (WM):  a set of data structures or 
elements C, representing the current state of the 
system; 
a production memory (PM): a set of rules of the 
form, if (the logical product terms of elements 
C, A C, A . . . A C,,) then (do action or working 
memory changes). where the symbol A indicates 
the logic product A N D ;  
3) a rule interpreter: which applies the production 
rules to the working memory. 
2) 
The production interpreter repeatedly looks for produc- 
tion rules whose left-hand sides match working memory. 
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Fig. 1 Functional blocks in production systems. 
TABLE I 
ENCODINGS FOR x, AND X, 
BINARY-CODED 
QUATERNARY - CODED 
INFORMATION 
On each cycle, it picks up a rule, and does what its 
right-hand side dictates. By repeating the above cycle, the 
forward reasoning in PS can be completed for solving the 
problem [12]. Fig. 1 shows a schematic of the forward 
reasoning in PS. 
In the following section, new encoding of the left-hand 
sides in WM and PM are presented for quaternary pattern 
matchmg. 
A .  Method of Quaternary Encoding in W M  
Let us denote the information on the ith element in 
WM as x,. This variable x, indicates whether the ith 
element C, exists in WM or not, and is defined by 
if C, does not exist in WM 
= ( y :  if C, exists in WM (1) 
where x i  E {O,l}.  
Furthermore, let us express the i th quaternary-coded 
information in WM as Xi. Xi  can be obtained from the 
binary-coded digits x,;-~ and x2; in WM which indicates 
the existence of the two elements C2i-1 and C,;, and is 
defined as follows: 
TABLE I1 
ENCODINGS FOR y, AND I: 
1 0 1 1 0 1  m 
B. Method of Quaternary Encoding in P M  
It is also necessary to express the left-hand side of each 
production rule as a set of quaternary-coded information 
in order to perform the double pattern matching. Let us 
denote the information on the ith element in PM as y,. 
This also indicates whether the ith element C, exists or not 
in the left-hand side of each rule, and is defined by 
if C, does not exist in PM 
= { y :  if c, exists in PM (4) 
where y, E {O, l} .  
Moreover, let us denote the i th quaternary-coded infor- 
mation in the left-hand side of the k th rule as Y,. Y, can be 
obtained from the binary-coded information y2,- and y,, 
in PM. The variable r, indicates the existence of the two 
elements C2r-1 and C,,, and is defined by 




if only the element C,, exists 
if both of the elements C2rpl and C,, exist 
( 5 )  
For example, Table I1 shows both of the binary and 




C, A C, - A ,  
C, A C3 A C4 A C, - A 3 ,  
Rule 2:  C, A C4 A C, - A ,  ( 6 )  
C. Formulation of Quaternary Pattern Matching 
1, 
2, 
if only the element C21-1 exists 
if only the element C,, exists Table 111 shows the truth table of quaternary pattern matching between the quaternary-coded information X ,  i 39 if both of the elements C 2 ~ - 1  and c2, exist and its corresponding information K where the output x, = 
\ O ,  otherwise. values 3 and 0 correspond to “match’” and “no match,” 
Now, consider the matched result U, and X ,  = O  and 
(2) respectively. 
r, E {0,1,2,3}. The case of XI = 0 and y = 0 ’indicates 
“neither of the elements C2rpl nor c,, in WM and 
becomes 3. The case of E {1,2,3) indicates “either of 
For example, Table I shows both the binary and quater- 
nary in WM when the are PM. Hence, XI matches Y,, so that the matched result U, 
contained in WM: 
the elements C2,-1 or C,, ‘exists” in’ PM. In this case, 
does not match X I ,  so U, becomes 0. W M =  { C 1 , c 3 ~ C 4 ~ c ~ } .  (3) 
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TABLE 111 
DOUBLE PATTERN MATCHING 
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Fig. 2. Literal XI’,‘ circuit. 
From Table 111, the double-pattern-matching operation 
can be obtained as 
if y E {0,2,3} 
if Y E  (1) and X ? , - ~ E  (1) 
U, = 0, if y E {1} and x2,-1 E {0} ( 7 )  
I 3 ,  
where x ~ , - ~ .  X I ,  and Y, are defined in (l), (2). and ( 5 ) .  
respectively, and where U, E {0,3} expresses the I th 
matched result defined by 
3. if X ,  matches y 
(8) if A’, docs not match y .  
Moreover, in (7) denotes the literal function defined 
by 
(9) X u h  = [ 3- if  u <  X < b  \ 0, otherwise 
where U .  b E L = (0.1.2.3). 
W,, of the h th rule can be generally written as 
According to the above definition, the matched result 
w,, = U1 A u2 A . . . A r/, 
where k ,  m ,  n ,  m‘, n’. i ,  and j indicate appropriately 
selected natural numbers and i f  j. The literal X I  is se- 
lected in (10) if y E {0,2,3}, and the binary variable 
- x * , - ~  is selected in (10) if  Y, E {l}. The expansion shown 
in (10) makes the gate array highly compact. because the 
literal function can be easily designed by a single transistor 
with one of four different thresholds as shown in Sec- 
tion 111. 
For example, when WM has the elements shown in (3). 
the matched result W, of the third rule in (6) can be 
formulated as 
In (11). 0, is expressed as the binary variable x, be- 
cause of Yl = l. U, and C; are expressed as the literals X;j 
and X323 because of Y2 = 3 and Y, = 2. respectively. 
TABLE IV 
QI:ATLRNAKY LOGIC Lt \w .a  
. .  I , ,  
111. DESIGN OF QUA.I‘EKNARY LOGIC ARRAY FOR 
HIGH-SPEED PATTERN MA-KHING 
As shown in (10). the matched result W,, of the h th rule 
consists of the literal function X,y,3 and the logical pro- 
duct A .  
A .  Desigrz of the Literal Furictiot7 
According to the definition of (9). X,’;3 can be expressed 
as 
where y E {0,2,3}. X ,  is a “threshold literal” function 
whose logical threshold corresponds to Y,. Therefore, Xlyd3 
can be easily implemented as shown in the circuit diagram 
of Fig. 2. The quaternary voltage levels of the input signal 
X I  can be determined according to Table IV. corre- 
sponds to the threshold voltages in each transistor as 
shown in Table V, where the symbols V,,, and VdE,p indicate 
the threshold voltages of a enhancement-mode MOS tran- 
sistor (Tr.l) and a depletion-mode MOS transistor (Tr.2) 
in Fig. 2. respectively. 
B. Desigrz of the Logicul Product A 
The logical product A X,‘j3 can be easily designed 
by wire-ORing the outputs of the literal circuits as shown in 
Fig. 3. The output of X,y;3 A X 7 3  becomes a binary signal. 
Similarly. the logical product x, A x, of the binary signals 
can be designed. Table VI shows the relation between 
the logical values and the voltages for x,. The threshold 
voltages for Vti, and Vdrp can be determined as shown in 
Table VII. 
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Fig. 3. Circuit diagram of a logical product term 4 y 3  A $5'. 
TABLE VI 
BINARY LOGIC LEVELS 
VALUE 
TABLE VI1 
TRANSISTOR PARAMETERS FOR E [ 1) 
MUTIPLE ION 
I MPLAM? 
Fig. 4. Structure of a quaternary logic array for pattern matching. 
C. Design of a Logic Array for Pattern Matching 
Fig. 4 shows a new logic array based on quaternary 
logic. The binary information x ~ ~ - ~  and x2, from WM is 
converted into the quaternary information X I  according to 
(2). The encoder circuit can be easily realized. The func- 
tion of the encoder circuit is summarized in Table 111. For 
example, Fig. 5 shows the circuit diagram of the encoder 
with the binary inverters and the NMOS pass transistors. 
Either of the input signals xZlpl  or X I  provided in each 
transistor cell is selected and connected to the gate of the 
NMOS transistor according to (7). Moreover, the threshold 
voltage of the connected transistor cell is programmed by 
using multiple ion implants according to the value of y. 
Tables V and VI1 show the relation between the value of 
and the threshold voltage of the transistor cell. The 









Fig. 5.  Circuit diagram of a encoder. 
Fig. 6 .  Chip photomicrograph. 
Fig. 7. DC transfer characteristics of literal circuits. (a  Characteristic 
of literal X 3 3  circuit. (b) Characteristic of literal XJ3 circuit. 
of the input value x z i - l  or XI is greater than the threshold 
voltage of x. Otherwise, the transistor cell is off. The 
matched result of each rule can be obtained by wire-orzing 
the output of each transistor. 
IV. IMPLEMENTATION F A QUATERNARY NMOS 
LOGIC ARRAY CHIP 
In order to confirm the principle operation of the qua- 
ternary logic array, a test chip was fabricated in the 
Custom LSI Design and Development System at Tohoku 
University as shown in Fig. 6. The design is based on 
10-pm single-metal NMOS technology [13]. The chip size 
is 2.0X2.5 mm2 with a total of 210 transistors. The c h p  
performs the pattern-matching operations for 15 rules with 
26 elements simultaneously. According to (7) and Table V, 
two kinds of literal functions are also implemented in this 
chp.  Fig 7(a) and (b) shows the dc transfer characteristics 
of literal functions X:3 and X f 3 ,  respectively. The dose 
control technique enables us to obtain the threshold volt- 
age with hgh precision [14]. If such precise control is 
available, the desired threshold voltages become uniform 
as expected. 
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TRANSISTORS NUMBER OF 
CHIP A R E A  
( l / C E L L )  
Xi 
/ 1oX105 5x105 
390 A2 3' 273 A' 3' / (390 A2) ' (195 A*) 41 
J 
' i  
XZi-1 
4 
X P i  0- 
Fig. 8. Circuit diagram of an experimented logic array 
in the system. In spite of using 10-pm design technology, 
the execution speed for pattern-matching operations is 
\ OPERATIONS I I 
I I  I 
1 )  lOMIPS PERFORMANCE 
2 )  10-pm NMOS PROCESS 
3) ONE-LEVEL INTERCONNECTIONS 
4 )  MULTILEVEL INTERCONNECTIONS 
I'ig 9 Input-output ud\eforni\ of Fig X From the above discussion, i t  is clear that the quater- 
nary logic array becomes useful in large-scale production 
(a) (b)  
Fig. 10. Binary logic array. (a)  Circuit diagram. (b)  Layout 
(a) ( b )  
Fig. 11. Quatrrnary logic array corresponding to Fig. 10. (a) Circuit 
diagram. (b)  Layout. 
Figs. 8 and 9 show the circuit diagram and the 
input-output waveforms of the matching result for a cer- 
tain rule, respectively. In this case, the rule consists of 13 
pattern matching cells. As shown in Fig. 9, the rise and fall 
times are slow because of the large capacitive load con- 
nected to the output node in the experiment. However, the 
substantial capacitive load in this test c h p  i s  almost equal 
to 2 pF. so that the worst-case propagation delay time is 
estimated at about 1.4 ps using SPICE2 simulation. 
Fig. 10 shows the circuit diagram and layout of a binary 
logic array based on binary codings of WM and PM, 
where the binary logic array for high-speed pattern match- 
ing is also proposed here. The function of the binary logic 
array is equivalent to that of a quaternary logic array in 
Fig. 11. The number of pattern-matching cells based on 
binary logic is a factor of 2 times more than quaternary 
pattern-matching cells because of the parallel pattern- 
matching procedure. 
- -  
as shown in (1) and (4). 
I t  is assumed in Table VI11 that the surface mobility of 
transistors and the interconnection line capacitances of 
input and output nodes are constant. so that the process- 
ing speed of both logic arrays becomes almost equal. The 
mobility is decreased with multiple ion implants and total 
line capacitance is proportional to the number of pattern- 
matching cells. Even if the above effects are estimated, the 
processing speed of the quaternary logic array will not be 
slower than that of the binary logic array. 
Moreover, the number of transistors is reduced to 50 
percent in comparison with the corresponding binary im- 
plementation. However, the chip area is reduced to only 30 
percent because of single-metal layer technology. I f  multi- 
layered metal interconnections are available, the chip area 
can be reduced to 50 percent. 
V. CONCLUSION 
This paper has reported on the design and implementa- 
tion of a new hgh-density logic array chip for high-speed 
pattern matching which is performed by the parallel pro- 
cessing scheme. This chip can be implemented not only 
using 10-pm NMOS technology but also using submicro- 
meter process technology. In this case. the use of advanced 
VLSl processing technology enables us to further increase 
the operating speed and the density in this quaternary 
logic array chip. so that the advantage of the quaternary 
chip is greatly enhanced. I n  fact. one of the most impor- 
tant features for the implemented chip is that the double- 
pattern-matching algorithm is employed by the appropri- 
ate quaternary codings of WM and PM. Moreover, the 
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double-pattern-matching cell is implemented using only a 
single transistor with multiple ion implants. As a result, 
the chip area has been reduced to 30 percent compared 
with the binary VLSI implementation. 
A new architecture of a high-performance logic array 
chip based on quaternary logic offers very attractive fea- 
tures and good trade-off for high-density, hgh-perfor- 
mance logic-in memories. In the future, not only logic-in 
memories with higher bit density, but also symbol proces- 
sors will be effectively realized by using this quaternary 
logic array chip. 
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